Quality Enhancement of Reconfigurable Multichip Module Systems by Redundancy Utilization by Choi, Minsu et al.
Missouri University of Science and Technology 
Scholars' Mine 
Electrical and Computer Engineering Faculty 
Research & Creative Works Electrical and Computer Engineering 
01 Aug 2002 
Quality Enhancement of Reconfigurable Multichip Module 
Systems by Redundancy Utilization 
Minsu Choi 




Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork 
 Part of the Electrical and Computer Engineering Commons 
Recommended Citation 
M. Choi et al., "Quality Enhancement of Reconfigurable Multichip Module Systems by Redundancy 
Utilization," IEEE Transactions on Instrumentation and Measurement, vol. 51, no. 4, pp. 740-749, Institute 
of Electrical and Electronics Engineers (IEEE), Aug 2002. 
The definitive version is available at https://doi.org/10.1109/TIM.2002.803305 
This Article - Journal is brought to you for free and open access by Scholars' Mine. It has been accepted for 
inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized administrator 
of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for 
redistribution requires the permission of the copyright holder. For more information, please contact 
scholarsmine@mst.edu. 
740 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 51, NO. 4, AUGUST 2002
Quality Enhancement of Reconfigurable Multichip
Module Systems by Redundancy Utilization
Minsu Choi, Member, IEEE, Nohpill Park, Member, IEEE, Fabrizio Lombardi, Member, IEEE, and
Vincenzo Piuri, Fellow, IEEE
Abstract—This paper evaluates the quality effectiveness of re-
dundancy utilization in reconfigurable multichip mode (RMCM)
systems. Due to reconfigurability, the RMCM system can imple-
ment a device with different redundancy levels. A redundancy
level is determined by the requirement of fault tolerance (FT) of
the device under implementation which can be realized through
reconfiguration. No previous work has adequately investigated
the effect of utilization of redundancy on the quality-level (QL)
of RMCM. In this paper, the tolerance to escape from testing
is also introduced to provide more extensive and comprehensive
analysis and is referred to as escape tolerance (ET). This can be
achieved by utilizing an appropriate amount of redundancy and
is exploited for evaluating its effect on the QL of RMCM with
different utilizations of redundancy. It is shown through theo-
retical analysis that the coverage of testing [i.e., fault coverage
(FC)] can be improved by reconfiguration. Thus, we derive the
QL by relating the QL to the yield enhancement by reconfig-
uration, the effect of interconnection yield and ET on the QL,
and the improvement in FC by reconfiguration. In the proposed
approaches, appropriate combinatorial models are formulated to
take into account the parameters related to the redundancy and
reconfiguration process in RMCM systems. From the extensive
parametric simulation results, it is shown that there exists a
bound in the effectiveness of redundancy utilization (i.e., the
amount of redundancy) depending on the RMCM yield and
FC. Using the proposed approach, the redundancy utilization in
RMCM systems can be appropriately used to enhance the QL.
Index Terms—Escape-tolerance (ET), fault-tolerance (FT),
field-programmable system (FPS), interconnection yield, multi-
chip-module, quality assurance, reconfiguration, utilization.
I. INTRODUCTION
F IELD programming systems (FPS) using field pro-grammable gate array (FPGA) and field programmable
logic device (FPLD) technologies are recently emerging as a
quick-turnaround alternative to mask-programmed gate arrays
of up to a few-thousand gates. The basic idea is replacing
the metal interconnect which determines the functionality of
the gate array with static random access memory (SRAM)
based pass-gates that could be programmed for customization
in the field instead of at the manufacturing site [5]. FPLDs
have gained much attention because they can be cheaply
mass-produced and yet customized to a particular application.
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They allow one FPLD to be configured to implement many
circuits and the same circuit can be implemented on many
different FPLDs; thu, in such a way, advances in manufac-
turing technology and applications can occur concurrently and
independently [5]. Although significant gains have been made
in FPLD architecture and in the process used to manufacture
FPGA, the fact that FPLD is customizable for multipurpose
use requires the existence of a few resources on the FPLD that
are underutilized in many applications, resulting in it being
less dense and slower than its compatible application specific
integrated circuit (ASIC). The FPLD providers will always be
challenged to find ways to justify the benefit of FPLDs [5].
A new way to reduce risk and time in system-level develop-
ment while, retaining a high level of logic integration, lies in the
use of FPGAs during all the stages of system development [14].
Especially during the prototyping stage, FPGA provides a ca-
pacity of rapid hardware emulation without the cost and delay of
wire-wrapped standard device technology. However, FPSs com-
bining a large number of FPGAs are often bulky, expensive, and
slow because the inherently low integration density of FPGAs
results in a large system interconnect area to be carried in the
upper levels of the packaging hierarchy, such as printed circuit
boards (PCBs) and back-planes, rather than in a more space ef-
fective circuit integration [6].
Multichip module (MCM) technology provides a potential to
revolutionize computing [6], [13] as it can reduce the cost, in-
crease the utility of FPS, and dramatically increase the capa-
bility of FPLD and FPS in such a way that it can cost effectively
deliver four to eight times the capacity of the largest FPLDs
and provide even larger reduction in the area of PCB-based
FPSs [5]. The design and special advantages of the field pro-
grammable MCM (FPMCM) have been presented in [5]. A new
field programmable architecture for prototyping large designs
using multiple FPGAs, which offers excellent performance and
cost effectiveness while retaining the immediate turnaround of
FPGAs at the system level, has been proposed in [9]. MCMs
have been chosen as a packaging technology not only because
they offer large pin count per chip necessary for high chip uti-
lization in a partitioned design, but also because the off-chip
delays are smaller than with PCBs. In [9], due to the technolog-
ical complexities of providing configurability at MCM level, a
fixed, statistically-determined wiring pattern on the MCM has
been chosen.
Although the standard advantages of MCM technology
(smaller size, decreased power consumption, increased perfor-
mance, and lower cost) can benefit FPLD, another compelling
reason for moving to MCM technology is that flip-chip allows
many more I/Os to be placed on a single die, removing the
partitioning overhead and allowing seamless integration of
0018-9456/02$17.00 © 2002 IEEE
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hybrid chips of silicon separately manufactured and verified
[5]. Breaking a large FPS into optimally sized chunks can
greatly enhance its efficiency and cost/performance.
Due to the inherent nature of MCMs, the achievement of
an acceptable assembly yield and the requirement of product
quality of the reconfigurable MCM (RMCM) should also be as-
sured [4]. There have been a few works on assuring the quality
level (QL) of MCMs under various features such as uneven
fault-coverage and imperfect diagnosis [4], repair process [3],
and uneven known good yield [1]. Also, fault coverage enhance-
ments in digital circuits, in particular relation to manufacturing
yield (based on Williams’ earlier contribution to this regard on
defect level analysis), using simple but rigorous mathematical
tools, such as sequential statistical analysis and stochastic anal-
ysis have been considered in [2], [10], [12].
However, different implementations of a device on RMCM
may experience a wide range of QL, which cannot be readily and
effectively evaluated by using the previous approaches [1], [3],
[4]. Hence, a new approach should be considered to assure the
QL of RMCM to take into account the effect of reconfiguration
by utilizing redundancy on the QL.
Given the results of testing (i.e., the numbers of good, bad
and escaped chips [4]), the QL of RMCM is determined by
whether escaped chips are activated (i.e., participating in the
configuration of the device under implementation) or not. Hence,
the escaped chips for the device under implementation should
be taken into account in evaluating the QL. Reconfiguration is
conducted so the RMCM runs under different implementations,
the RMCM can be reconfigured to tolerate faults on chips by
utilizing redundant chips, or the RMCM can work in the hybrid
way of both. A device can be implemented by utilizing a different
number of chips, i.e., utilizing a different number of redundant
chips on the RMCM. Thus, the redundancy utilization must be
determined by trading-off the effective performance and the
QL of the system as it can relate the effect of reconfiguration
through redundancy on the QL.
The objective of this paper is to evaluate the quality-effective-
ness of the utilization of redundancy in RMCM systems by de-
veloping a QL model which takes into account the effect of fault
tolerance and reconfiguration processes on the QL and thereby
ultimately achieving RMCM testing and utilization strategies
for its quality enhancement.
This paper is organized as follows. In the next section,
previous work on the RMCM is reviewed and basic principles
and assumptions of the proposed approach are introduced.
Section III describes the basic concepts of the redundancy
utilization of RMCM. The proposed approach is analytically
studied in Section IV. In Section V, the proposed approaches
are simulated and evaluated parametrically. Final discussions
and conclusions are presented in Section VI.
II. REVIEW AND PRELIMINARIES
The application of MCM technology in FPS has been pro-
posed in [6], where several challenges for future RMCM archi-
tectures such as parametric yield, interconnect density, thermal
dissipation, and second level packaging have been discussed.
In [5], the feasibility of silicon-on-silicon for 40 K-gate pro-
totype has been demonstrated, and several advantages offered
Fig. 1. Example of a fully connected structure of a RMCM.
by combining MCM and FPLD technologies have been shown.
The upper capacity limits for RMCM have been shown to be
determined mainly by the cost and defect density of the sub-
strate, and as the CMOS process moves into the deep-submicron
range, RMCM has been shown to have even faster and denser
substrates in [5].
However, commercially available FPGAs have such draw-
backs to be used in RMCMs as underutilization of the FPGAs,
degraded performance, severe routing constraints, and de-
graded routing delays [9]. Such FPGAs do not provide the
high pin-to-gate ratio required when partitioning a design
among multiple FPGAs; thus, as a result, the FPGAs are
typically underutilized [9]. Since the I/O buffers of these chips
are designed for general purpose use with PCBs, they may
not achieve a better performance than MCMs [9]. The fixed
MCM wiring pattern assumed in [9] imposes severe routing
constraints which can be resolved by routing signals through
the FPGAs themselves. Since the routing architectures of
commercial FPGAs are optimized for local interconnects, the
delays incurred during routing signals from one pin to another
through the entire chip are too large [9]. Placing specialized
switching chips on the MCM would partially avoid this problem
by providing flexibility in partitioning, placement, and routing,
while such centralization would increase average wire length
[9]. Modified FPGAs [9] also have been proposed to support
quick connections from one pin to another, thereby uniformly
distributing routing resources across the chips on the MCM
by surrounding the FPGA logic core with an interconnection
frame which supports fast intra-chip, as well as inter-chip,
connections focusing on the configuration and design of the
interconnection frame in CMOS technology.
For MCMs, the effects of uneven fault-coverage and imperfect
diagnosis on the QL have been shown in [4], and the repair
process has been considered in evaluating the QL of MCMs in
[3]. In [1], an uneven known-good-yield has been addressed
and a novel stratified testing approach has been proposed
for improving the QL of the MCM. However, the effect of
reconfigurability on the QL has not been adequately considered
and no consideration has been given on the effect of redundancy
utilization of the chips and reconfiguration strategies on the
QL.
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Fig. 2. States and transitions under imperfect fault-coverage.
Fig. 3. Values of  at different C and Y .
An example of the RMCM is shown in Fig. 1 and the assump-
tions in this paper are as follows.
1) The RMCM is composed of multiple ( ) identical
FPGAs, whose known-good-yields and fault-coverages
are even (identical).
2) Full interconnection structure is assumed as a criterion for
the maximum overhead in interconnection testing.
3) The yield of each inter-chip interconnection is equal.
4) The testing is performed during the assembly phase [4].
5) Failure independence is assumed for the chips.
6) The selection of the chips for reconfiguration is random.
7) No loss in yield due to the reconfiguration process is
assumed.
The notations to be used throughout the paper are given as
follows.
• : the number of chips on RMCM.
• : the number of quorum chips.
• ( ): the state in which there are good chips, bad
chips and escaped chips ( ) during testing.
Fig. 4. CQL model.
• ( ): the state in which good chips, bad chips
and escaped chips ( ) after a testing
completed and before a reconfiguration applied.
• ( ): the state in which good chips, bad chips and
escaped chips ( , and ) after a testing
and a reconfiguration completed.
• : the yield of the RMCM which takes into account both
chips and interconnections.
• : the yield of the RMCM which takes into account only
chips without reconfiguration.
• : the yield of the RMCM which takes into account only
chips with reconfiguration.
• : the yield of an individual chip.
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Fig. 5. QL of Q = 1 RMCM at C = 0:5 and Y = 0:9.
Fig. 6. QL of Q = 1 RMCM at C = 0:7 and Y = 0:9.
• : the FC of an individual chip.
• : the overall yield of interconnections.
• : the yield of each interconnection between each pair
of chips.
• : the QL of the RMCM with chips without
reconfiguration.
• (Field-Reconfiguration-Probability): the
probability to be reconfigured in the field with chips out
of good chips, chips out of bad chips and chips
out of escaped chips.
• (Field-Escape-Tolerability): the prob-
ability for a state ( ) to be escape-free (i.e., no
escaped chip) in the field after a reconfiguration.
• : the probability for the RMCM (with chips
of quorum out of chips) to be escape-free.
Fig. 7. QL of Q = 1 RMCM at C = 0:9 and Y = 0:9.
Fig. 8. QL of Q = 2 RMCM at C = 0:5 and Y = 0:9.
• : the FC without reconfiguration.
• : the FC with reconfiguration.
• : the enhancement rate of FC due to reconfiguration.
III. REDUNDANCY UTILIZATION FOR QUALITY ENHANCEMENT
Reconfiguration with redundant FPGAs can be employed
in conventional reconfigurable systems for the purpose of FT.
RMCM systems perform reconfiguration to tolerate faulty
FPGAs by utilizing redundant FPGAs, and the effect of FT
on the overall yield depends on the amount of redundancy, as
well as the reconfiguration strategies. The yield enhancement
through FT in reconfigurable gate arrays has been reported
in a few works [15], [16] and can be effectively extended to
multiple FPGA systems.
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However, the QL (i.e., the yield of the system relating to con-
fidence level of testing process or FC) of reconfigurable systems
utilizing redundancy has not been reported. During the reconfig-
uration process, not only can bad chips be tolerated, but escaped
chips can also be tolerated. Supposing there are good, bad,
and escaped chips after testing the RMCM, ET can be achieved
by configuring the system of quorum only with good and bad
chips, excluding all the escaped chips if . Hence, as-
suming random reconfiguration of the system, the probability to
configure the system satisfying this condition affects the QL of
the system. Note that FT is achieved by configuring the system
of quorum only with good and escaped chips, excluding all
the bad chips if . Thus, the overall QL can be for-
mulated as a function of the effect of the reconfiguration on FT,
FC, and ET, which is dependent on the utilization because the
QL is a function of yield (which is related to FT) and FC (which
is related to ET) [8].
Traditionally, DL is defined [11] by
(1)
where does not assume any reconfiguration process (i.e.,
).
The yield of RMCM with reconfiguration process (i.e., )
can be formulated as follows [7] by using binomial distribution
(2)
Since (1) does not assume the reconfiguration process,
cannot be readily substituted with in (2). The QL model pro-
posed in [4] has been shown to be equivalent (in full agreement)
to the traditional model and furthermore to relate the QL ef-
fectively to various parameters such as uneven FC and imper-
fect diagnosability by taking into account the stochastic feature
of the testing process in MCM systems. However, this model
cannot readily relate the QL to the yield enhancement due to FT
because failure independence between chips has been assumed
and, thus, in this model is derived by . To fully evaluate
the yield of RMCM, its interconnection yield must be taken into
account. Assuming the fully connected structure of FPGAs in
the RMCM as the worst case as shown in Fig. 1, the can be
formulated by
(3)
Hence, of RMCM to take into account both chips and
interconnection can be derived by
(4)
IV. ANALYSIS
As the testing and mounting process of each chip can be
characterized stochastically as shown in [3], [4], then it is
possible to define a state of the system in which there are
tested-mounted-as-good chips (believed to be fault free),
tested-mounted-as-bad chips, and tested-mounted-as-escaped
Fig. 9. QL of Q = 2 RMCM at C = 0:7 and Y = 0:9.
Fig. 10. QL of Q = 2 RMCM at C = 0:9 and Y = 0:9.
chips (passed the test process as good, while indeed bad) by
vertex ( ). At each state of this Markov model, there is only
one untested chip for , where is the number of
chips to be mounted on the substrate of the MCM. The quality
level of MCMs is affected by the probability of the states in
which and . The value of is obviously a
function of the fault-coverage and the diagnosability.
State transitions take place every time a chip is tested to be
mounted. It is assumed that chips are selected for testing and
mounted in an arbitrary order and the tests are independent
(as in random testing). The state transition rates for every state
under imperfect fault-coverage and perfect-diagnosis are shown
in Fig. 2. Fig. 4 shows the state transition diagram of RMCM
under imperfect fault-coverage and perfect diagnosis prior to
reconfiguration, which is referred to as where is
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Fig. 11. QL of Q = 4 RMCM at C = 0:5 and Y = 0:9.
Fig. 12. QL of Q = 4 RMCM at C = 0:7 and Y = 0:9.
the total number of FPGAs on the RMCM. From each state
( ), ( ), three cases can occur [note that as no
intermediate test and rework processes are assumed, there is no
transition to ( ), ( ), ( ),
( )].
1) A just-mounted chip is tested, mounted, and diagnosed as
good, thus driving the system into state ( ) with
probability .
2) A just-mounted chip is tested and diagnosed as bad, thus
driving the system into state ( ) with probability
. The implication of this transition probability is that
a chip is correctly tested as bad only if the testing process
detects all faults with a fault-coverage given by .
3) A faulty chip is tested, mounted, and diagnosed as good,
thus driving the system into state ( ) with prob-
ability . This implies that a chip can be faulty with
probability and the testing process fails in detecting all
faults with probability .
All the state probabilities for every state ( ) can
be calculated from (6)–(13) in Appendix A; thus, the overall
of the RMCM can be derived as a function of the
known-good-yield ( ) and the FC as
(5)
where the term corresponds to
the sum of the probabilities of the states in which there is no
chip in an escape state after all the chips have been tested
and mounted [note that is the probability of a state
in which all the chips have been tested and mounted as bad,
i.e., no good and escaped chips].
At each state ( ) in Fig. 4, where ,
total number of FPGAs on the system, the FPGAs are
supposed to undergo reconfiguration with a given (note that
). is as follows.
(6)
Then, can be derived as follows:
(7)
Hence, can be derived as follows.
and (8)
However, as mentioned in the previous section,
cannot readily relate the yield enhancement due to FT and the
effect of reconfiguration on the FC; thus, the following steps are
proposed.
The follows the conventional QL model [8] as
follows.
(9)




The effect of reconfiguration on FC considered in this
paper shows that more faults can be covered in reconfigurable
systems than in the compatible nonreconfigurable systems
equipped with the same logic and interconnection components.
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Fig. 13. QL of Q = 4 RMCM at C = 0:9 and Y = 0:9.
Fig. 14. QL of Q = 8 RMCM at C = 0:5 and Y = 0:9.
This observation is shown through theoretical analysis in the
following.
By employing the reconfiguration process in the RMCM, the
overall FC ( ) can be formulated as
(11)
Now, the can be related to and by the
following convention as
(12)
which holds because is not related to yield en-
hancement by FT (i.e., not related to ). Thus, the enhanced
FC for the raw yield (i.e., ) can be obtained from (12) and
the value of can be derived as follows by substituting with
and with .
(13)
It is shown in Fig. 3 that, by using (13), increases as the
amount of redundancy increases; thus, the reconfiguration
process improves the coverage of testing (i.e., FC). Note
that the increase of as more redundancy is employed is a
theoretical observation of the enhancement of fault coverage
associated with the increase of the redundancy and reconfig-
uration process.
Now, by following the conventional QL model [8], the resul-
tant QL incorporating the effect of the yield enhancement due
to FT and the FC enhancement due to reconfiguration can be
derived as follows.
(14)
which holds because every term in the equation is related to
reconfiguration features. In Appendix B, the analysis of the
proposed approach is summarized.
Therefore, the proposed QL model can effectively take into
account the overall yield enhancement due to FT, the effect of
reconfiguration on the overall FC;, and the effect of ET on the
overall QL.
V. PARAMETRIC ANALYSIS
The effect of redundancy utilization on the QL in RMCM
systems will be studied through numerical experiments in this
section. Five kinds of theoretical RMCM systems with ,
, , , and , as shown in Table I,
will be investigated with and for each
configuration. For the configuration 1, redundancy is given by 0
to 15 FPGA and 0 to 14, 0 to 12, and 0 to 8 for each configuration
2, 3, and 4, respectively; thus to 16, 2 to 16, 4 to 16, and
8 to 16, respectively. The QL of the configuration with
is shown in Fig. 17 for the purpose of comparison.
The effect of redundancy utilization on QL will be shown
under various sets of fault-coverage ( ) on each FPGA, known-
good-yield ( ) of the quorum of RMCM (i.e., and 0.5
to 0.9 increased by 0.2 and and 0.5 to 0.9 increased
by 0.2) and size (note that redundancy is ) for a given
value of .
The known-good-yield of each FPGA is calculated by
and then the addition of ( ) FPGAs will re-
duce the overall known-good-yield (i.e., ) of the RMCM by
(where is and is ).
The values of QL for the given values of are drawn in
Figs. 5–16. For , RMCMs with given , the QL at dif-
ferent are plotted in Figs. 5–7. Also, in Figs. 8–10, 11–13,
and 14–16, the QLs at different are plotted for ,
, and RMCM, respectively.
By comparing the results in Figs. 5–7, the following can be
observed.
• The QL increases as the value of increases at a given
value of .
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Fig. 15. QL of Q = 8 RMCM at C = 0:7 and Y = 0:9.
Fig. 16. QL of Q = 8 RMCM at C = 0:9 and Y = 0:9.
• The QL increases up to a certain value of but decreases
after this value as increases with a given value of
. This value is formed at the smaller value of as
increases.
• The increase in the QL is bounded at a certain value of
with given values of and . This value is formed at
the larger value of as decreases.
Also, by comparing the results in Figs. 5–7 and 8–16, the
following can be observed.
• Given the value of , the QL decreases as the value of
increases.
• The value of at which the increase of the QL is bounded
is smaller as the value of increases and the further the
QL decreases as the value of increases beyond a certain
value of and .
Fig. 17. QL of Q = 16 RMCM at C = 0:5; 0:7;0:9 and Y = 0:9.
TABLE I
RMCM CONFIGURATIONS UNDER INVESTIGATION IN THIS PAPER
Hence, from the above observations, the following conclu-
sions can be drawn.
1) Given the values of , , and , redundancy utilization
enhances the QL better at high values of .
2) Up to a certain amount of redundancy (or a certain value
of with a given ), redundancy utilization enhances the
QL better for high-yield systems than for low-yield sys-
tems, but beyond that redundancy level, the redundancy
utilization is more in favor of the low-yield systems in
terms of QL.
3) Low-yield systems can use more redundancy to enhance
the QL than high-yield systems with a given value of .
VI. DISCUSSION AND CONCLUSION
This paper has presented an evaluation technique for the
quality-effectiveness of redundancy utilization of RMCM sys-
tems. Unlike the previous methods [1], [3], [4], [7], and [8], we
have derived a QL by relating the QL to the yield enhancement
by reconfiguration, the effect of ET, and the improvement in FC
by reconfiguration. In the proposed approach, combinatorial
models are proposed to take into account the parameters related
to the redundancy and reconfiguration processes in RMCM
systems based on the quality model proposed in [4].
From the extensive parametric results, it is shown that given
the values of , , and , redundancy utilization enhances the
QL better. Up to a certain amount of redundancy (or a certain
value of with a given ), redundancy utilization enhances
the QL more effectively for high-yield systems than for low-
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yield systems; beyond that redundancy level, low-yield systems
can utilize more redundancy to enhance the QL than high-yield
systems with any given value of .
Therefore, by using the proposed approach, a quality-effec-
tive redundancy utilization of RMCM systems can be realized,
and effective testing strategies and design-for-quality for
RMCM systems can be ultimately achieved.
APPENDIX A
After the ( )’th chip is tested (and mounted) with an
imperfect fault-coverage, the difference equations for the state













where represents the state probability of having , ,
and chips tested (and mounted) as good, bad, and escaped,
respectively. and represent the known good yield and the
fault-coverage, respectively.
APPENDIX B
The following is the summary of the analysis steps of the pro-
posed approach (refer to the notations provided in Section II).
1) Calculate .
2) Derive the probability of each state ( ) using Ap-
pendix A in Fig. 4, where .
3) Calculate each by using (6).
4) Calculate by using (7).
5) Calculate from the value of and by using
(10)–(12).
6) Calculate by using the value of from step 5).
7) Derive the value of QL by using the values of from
step 1) and from step 6) as (14).
8) End of analysis.
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